
GP I/O Pins as UART0/UART1 modems signals
65 PA19/SCK0 as UART0 RI (Output)
70 PA24/SCK2 as UART0 DCD (Output)
78 PA30/DRXD/CTS2 as UART0 DTR (Input)
79 PA31/DTXD/RTS2 as UART0 DSR (Output)
104 PB22/SCK1 as UART1 RI (Input)
122 PB07/PCK0 as UART1 DTR (Output)
Port C Pins assignment
16 PC15 as CFDETECT (GP I/O)
17 PC0 as CFRST (GP I/O)
10 PC1 in SMDE mode
91 PC2 as SMRDY (GP I/O)
82 PC3 in SMWE mode
83 PC4 as SMDETECT (GP I/O)
163 PC9 in CFRNW mode
161 PC7/A23 as UCB_CNX
162 PC8/A24 as UCB_DP_PUP
24 PC5 as SMCE (GP I/O)
This document is distributed in the hope that it will be useful,but
WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE
ADDR12 not
connected to
U3.U4
ADDR13
connected to
U3.R11,U4.R11
See Page 1/5
Wen_rev from
22-Aug-03
AT91RM9200
VDDIOM
GND
VDDCORE
VDDOSC
GNDOSC
VDDPLL
GNDPLL
K9K1G08U0A
MT48LC4M16A2
SP3243
MAX3245E
MAX3244E
MAX3245E
MAX3241E
IRU1117-33CS
IRU1117-18CS
DS1838
HEADER02X2
HEADER03X2
HEADER06X2
HEADER08X2
HEADER10X2
HEADER04X2
HEADER07X2
HEADER09X2
HEADER06X2
AM29LV320
BC817-40
BAT54C
EVM9200b /AT91RM9200 Based/
(C) 2006-2010 Dmitriy I.Cherkashin, vCrouter Project
dch@vcrouter.ru, dch@vcrouter.com
divch@users.sourceforge.net
vCrouter project
Title: EVM9200b
Size: A2
Date: 3 sep 2010
Rev:
KiCad E.D.A.
Sheet: 1/1